Low-noise top-gate graphene transistors by Liu, G. et al.
G. Liu, W. Stillman, S. Rumyantsev, Q. Shao, M. Shur and A.A. Balandin, Low-noise top-gate graphene transistors (2009) 
 
1 
 
Low-noise top-gate graphene transistors
G. Liu
1
, W. Stillman
2
, S. Rumyantsev
2,3
, Q. Shao
1,4
, M. Shur
2
 and A.A. Balandin
1, *
 
1
Nano-Device Laboratory, Department of Electrical Engineering and Materials Science 
and Engineering Program, Bourns College of Engineering, University of California – 
Riverside, Riverside, California 92521 USA 
2
Center for Integrated Electronics and Department of Electrical, Computer and Systems 
Engineering, Rensselaer Polytechnic Institute, Troy, New York 12180 USA 
3
Ioffe Physico-Technical Institute, Russian Academy of Sciences, St. Petersburg, 194021 
Russia 
4
Center for Micro and Nano Technology, Lawrence Livermore National Laboratory, 
Livermore, California 94550 USA 
 
*
Corresponding author: email: balandin@ee.ucr.edu, web: http://ndl.ee.ucr.edu 
 
      Abstract 
 
We report results of experimental investigation of the low-frequency noise in the top-
gate graphene transistors. The back-gate graphene devices were modified via addition 
of the top gate separated by ~20 nm of HfO2 from the single-layer graphene channels. 
The measurements revealed low flicker noise levels with the normalized noise 
spectral density
 
close to 1/f (f is the frequency) and Hooge parameter H  210
-3
. The 
analysis of noise spectral density dependence on the top and bottom gate biases 
helped us to elucidate the noise sources in these devices and develop a strategy for the 
electronic noise reduction. The obtained results are important for all proposed 
graphene applications in electronics and sensors.  
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Extraordinary properties of graphene [1-5] such as its extremely high room temperature electron 
mobility [1-3] and thermal conductivity [4-5] make this material appealing for electronics and 
sensors. Most of the proposed applications require very low levels of the electronic flicker noise, 
which dominates the noise spectrum at low frequencies f < 100 kHz. The flicker noise spectral 
density is proportional to 1/f

, where  is a constant close to 1. The up-conversion of noise, which 
is unavoidable in electronic systems, results in serious limitations for practical applications. Thus, 
it is important to investigate the noise level in graphene devices and identify its sources.  
 
Very few studies of the low-frequency noise in graphene devices were reported to date [6-7]. 
Mostly, the previous works were focused on the back-gated bilayer graphene (BLG) devices. In 
contract to single-layer graphene (SLG) one can induce a band gap in BLG through the use of an 
external gate. There has been substantial recent progress in fabrication of graphene transistors 
with the top gate in addition to the “conventional” back-gate. The back gate is usually separated 
from the graphene channel by 300 nm of SiO2 required for graphene optical visualization [1-3]. 
The top gate enables better control of the electronic properties of graphene transistors and may 
help to achieve the current saturation characteristics [8]. The addition of the top gate frequently 
leads to the mobility degradation and may increase the noise. However, the double-gate 
transistor structure allows one for more detail study of the noise sources. In this letter we report 
the results of the first investigation of the low-frequency noise in the double-gate transistors (also 
referred to as the top-gate graphene transistor). For our study we selected devices with SLG 
channels and used HfO2 as the top-gate dielectric. 
 
We prepared SLG flakes with the lateral sizes of ~10 m by mechanical exfoliation from the 
bulk highly oriented pyrolytic graphite (HOPG). The number of graphene layers and their quality 
were verified using the micro-Raman spectroscopy via the deconvolution of the Raman 2D band 
and comparison of the intensities of the G peak and 2D band [9-11]. The electron beam 
lithography (EBL) was used to define the regions for the top gate oxide on the graphene flake 
and was followed by the low temperature atomic layer deposition (ALD). The thickness of HfO2 
directly deposited on top of graphene channel was ~20 nm. A second step of EBL defined the 
source, drain and the top gate, and was followed by the electron beam evaporation to make 
Cr/Au (5/60 nm) electrodes. This sequence helped us to avoid possible damage to the contacts 
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during to the long ALD process in the presence of H2O and precursor environment. Figure 1 
shows a schematic of the double-gate graphene transistor structure and an optical microscopy 
image of a typical device (yellow colour corresponds to the metal contacts; green to HfO2 
dielectric and brown to SiO2 dielectric).    
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 1 Schematic of the double-gate graphene transistor (top panel) and an optical 
image of a typical graphene transistor (brown is SiO2, yellow are metal gates and green 
is HfO2).   
 
The current – voltage (I-V) characteristics  were measured both at UCR and RPI using a 
semiconductor parameter analyzer (Agilent 4156B). The fabricated devices were robust and 
retained their I-Vs over the period of testing (about two weeks) at ambient conditions. The top-
gate and back-gate functions are shown in Figures 2 (a-b), correspondingly. The Dirac point 
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under the top-gate portion of the graphene transistor channel was VD= - 1V (note the difference 
with that obtained by tuning the back-gate). The channel conductance was approximately 
proportional to the gate biases in both cases. The top-gate leakage current in the examined 
transistors was very small (~1 nA). The mobility for our double-gate transistor with the carriers 
induced by the back gate was 1550 cm2/Vs for electrons and 2220 cm2/Vs for holes at room 
temperature. It was extracted through the Drude formula used previously for graphene devices 
[1-3]. Following the current-voltage characterization the low-frequency noise was measured with 
a spectrum analyzer (SRS 760 FFT). The device bias was applied with a “quiet” battery - 
potentiometer circuit. The drain bias was limited to 50 mV.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2 Drain current as a function of the top gate demonstrating the top-gate action 
for the back-gate bias VBG=0 V (left panel). Drain current as a function of the back gate 
bias demonstrating the back-gate action at the top-gate bias of VTG = 0 V for the same 
HfO2-graphene-SiO2 double-gate transistor (right panel). The inset shows microscopy 
image of the measured transistor. The blue colour stripe under the top electrodes is 
graphene while the green region is HfO2.    
 
The normalized current noise density SI/I
2
 for the double-gate graphene transistor is presented in 
Figure 3. As one can see SI/I
2
 is very close to 1/f for the frequncy f up to 3 kHz. The 1/f noise in 
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electronic devices is often characterized by the empirical Hooge parameter 
fN
I
SI
H 2
 .         (1) 
 
Here N is the number of carriers in the channel estimated as N=L
2
/Rq(L9 m is the source – 
drain distance, R is the resistance from I-V measurements and q is the elemental charge). Using 
the measured mobility, we obtained the Hooge parameter H210
-3
. Such values are typical for 
many metals, semiconductor materials and devices [12]. In this sense the graphene transistors 
reveal similar noise characteristics as conventional devices.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3 Normalized current noise spectral density SI/I
2
 as a function of frequency f for 
the double-gate graphene transistor. The data is shown for the back-gate bias in the 
range from zero to 40 V. The 1/f spectrum is indicated with the dashed line.   
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The Peransin et al [13] model has been conventionally used for the analysis of the flicker noise 
sources in transistors [12-14]. Separating the channel resistance into the gated RG and ungated RS 
parts we write for the total channel resistance R=RG+RS. The noise spectral densities from these 
two regions are uncorrelated and the measured SI/I
2 
= SR/R
2
 can be expressed as  
  
.
2
32
SSSG R
GH
R
GH
RRR S
fL
Rq
S
Nf
R
SSS 

      (2) 
 
Here Eq. (1) and the expression for the number of carriers were used. This formula can be 
applied separately for the top and the bottom gates. Since the first term in Eq. (2) depends on the 
gate bias via RG and the second term does not depend on the gate bias, there are four possible 
gate-bias dependencies for SR/I
2
. The absence of SI/I
2
 dependence on the gate bias suggests that 
the noise and R are dominated by the contributions from the ungated part of the device channel, 
i.e. by RS and SRs. We found that SI/I
2
 does not noticeably depend on the top-gate bias VTG. For 
example, at f=10 Hz, VDS=0.05 V and VTG changing in the examined range (see Figure 2), SI/I
2
 
stays around ~2×10
-9
 Hz
-1
. This indicates that the dominant noise contributions in this case do 
not come from the short-length top-gate region. We did observe a reproducible dependence on 
the back-gate bias for VBG 30 V (see Figure 4).  
 
For small gate biases the SI/I
2
 dependence on VBG  is weak and cannot be assigned conclusively to 
one or the other regime distinguished by the Peransin et al [13] model. Although at higher 
frequencies it seems to tend to ~1/VBG, which would correspond to the case RG>RS and noise is 
dominated by the gated channel contributions. The strong increase of the normalized noise 
spectral density with the gate bias (close to SI/I
2
 ~(VBG )
2
) at high bias may indicate that, while 
the total resistance is dominated by the gated channel, the major noise contributions come from 
the ungated parts of the device. We did not observe any clear signatures of the generation – 
recombination noise (G-R) [12, 15] in the double-gate graphene transistors. In many other nano-
scale systems and devices the G-R features became very pronounced [12]. The obtained results 
contribute to understanding of the low-frequency electronic noise in nano-devices, which often 
reveal noise characteristics very different from those of conventional devices [16].    
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Figure 4 Normalized current noise spectral density as a function of the back-gate bias 
for several frequencies. Drain – source bias was kept at 0.05 V.    
 
 
In conclusion, we have studied experimentally 1/f noise in the double-gate graphene transistors. 
The 1/f noise level in our graphene transistors with the bottom and top gate is rather low with the 
Hooge parameter H210
-3
. The normalized current noise spectrum density SI/I
2 
dependence on 
the bottom and top gates suggests that the contributions from the ungated parts are substantial. 
Thus, the noise level in graphene transistors can be reduced even further with the improvements 
in the fabrication technology.  
 
8 10 20 40 60 80
1E-12
1E-11
1E-10
1E-9
1E-8
1E-7
1E-6
~1/V
G
V
DS
=0.05 V
 
 
N
o
rm
a
liz
e
d
 C
u
rr
e
n
t 
N
o
is
e
 D
e
n
s
it
y
 (
H
z
-1
)
Back Gate Bias V
BG
(V)
 f=10 Hz
 f=100 Hz
 f=1 kHz
 f=30 kHz
~V
2
G
G. Liu, W. Stillman, S. Rumyantsev, Q. Shao, M. Shur and A.A. Balandin, Low-noise top-gate graphene transistors (2009) 
 
8 
 
Acknowledgements  
The work at UCR was supported by DARPA – SRC Focus Center Research Program 
(FCRP) through its Center on Functional Engineered Nano Architectonics (FENA) and 
Interconnect Focus Center (IFC) and by AFOSR award A9550-08-1-0100. The work at RPI was 
supported by the IFC seed funding.  
 
References 
 
 [1] K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. 
Grigorieva, and A. A. Firsov, Science 306, 666 (2004) ; K.S. Novoselov, A. K. Geim, S. V. 
Morozov, D. Jiang, M.I. Katsnelson, I.V. Grigorieva, S.V. Dubonos, and A. A. Firsov, 
Nature 438, 197 (2005). 
 
[2] Y. B. Zhang, Y. W. Tan, H. L. Stormer, and P. Kim, Nature 438, 201 (2005); Y.W. Tan, Y. 
Zhang, H.L. Stormer and P. Kim, Eur. Phys. J. Special Topics, 148, 15 (2007).  
 
[3] S. V. Morozov, K. S. Novoselov, M. I. Katsnelson, F. Schedin, D. C. Elias, J. A. Jaszczak, 
and A. K. Geim, Phys. Rev. Lett. 100, 016602 (2008). 
 
[4] A. A. Balandin, S. Ghosh, W. Bao, I. Calizo, D. Teweldebrhan, F. Miao, and C. N. Lau, 
Nano Lett. 8, 902 (2008).  
 
[5] S. Ghosh, I. Calizo, D. Teweldebrhan, E. P. Pokatilov, D. L. Nika, A. A. Balandin, W. Bao, 
F. Miao, and C. N. Lau, Appl. Phys. Lett. 92, 151911 (2008). 
 
[6] Y. M. Lin, and P. Avouris, Nano Lett. 8, 2119 (2008). 
 
[7] Q. Shao, G. Liu, D. Teweldebrhan, A. A. Balandin, S. Rumyantsev, M. Shur and D. Yan, 
IEEE Electron Device Lett., 30, 288 (2009). 
 
G. Liu, W. Stillman, S. Rumyantsev, Q. Shao, M. Shur and A.A. Balandin, Low-noise top-gate graphene transistors (2009) 
 
9 
 
[8] I. Meric, M. Y. Han, A. F. Young, B. Ozyilmaz, P. Kim and K. Shepard, Nature 
Nanotechnology 3, 654 (2008). 
 
[9] I. Calizo, F. Miao, W. Bao, C. N. Lau, and A. A. Balandin, Appl. Phys. Lett. 91, 071913 
(2007); I. Calizo, A.A. Balandin, W. Bao, F. Miao and C.N. Lau, Nano Lett., 7, 2645 (2007). 
 
[10] I. Calizo, W. Bao, F. Miao, C. N. Lau, and A. A. Balandin, Appl. Phys. Lett. 91, 201904 
(2007). 
 
[11] D. Teweldebrhan and A.A. Balandin, Appl. Phys. Lett. 94, 013101 (2009). 
 
[12] A. A. Balandin, Noise and Fluctuation Control in Electronic Devices, Los Angeles, CA: 
American Scientific Publishers, 2002. 
 
[13] J. -M. Peransin, P. Vignaud, D. Rigaud, and L. K. J. Vandamme, IEEE Trans. Electron 
Devices 37, 2250 (1990). 
 
[14] A. A. Balandin, Electron. Lett. 36, 912 (2000).  
 
[15] L. Reggiani and V. Mitin, Riv. Nuovo Cimento, 12, 1 (1989); V. Mitin and C. van Vliet, 
Phys. Rev. B, 41, 5332 (1990).  
 
[16] S. Bandyopadhyay, A. Svizhenko and M.A. Stroscio, J. Superlatt. Microstruct., 27, 67 
(2000); A Svizhenko, S Bandyopadhyay, and M.A. Stroscio, J. Phys.: Condens. Matter, 11 
3697 (1999).  
 
 
 
 
 
